cota

NOV 2 2 7005

2 2 7005		Approve	ed for use	PTO/SB/21 (09-04) through 07/31/2006. OMB 0651-0031
Under the Paperwork Reduction Act of 199	U. 5. no persons are required to respond to a	S. Patent and Trademai	rk Office: U	U.S. DEPARTMENT OF COMMERCE
	Application Number	10/617,980	Tullioga it	ASSISTS & TAIK OND CONTO HUMBON.
TRANSMITTAL	Filing Date	7/10/2003		
FORM	First Named Inventor	Edward A Ramsde	en	-
	Art Unit	2819		<u> </u>
	Examiner Name	Daniel D Chang		
(to be used for all correspondence after initial	Attorney Docket Number	 		
Total Number of Pages in This Submission		M-15145 US		
	ENCLOSURES (Check	all that apply)		
Fee Transmittal Form	Drawing(s)			Allowance Communication to TC
Fee Attached	Licensing-related Papers		of App	peals and Interferences
Amendment/Reply After Final Affidavits/declaration(s) Extension of Time Request Express Abandonment Request Information Disclosure Statement Certified Copy of Priority Document(s) Reply to Missing Parts/	Petition Petition to Convert to a Provisional Application Power of Attorney, Revoca Change of Correspondence Terminal Disclaimer Request for Refund CD, Number of CD(s) Landscape Table on Remarks	e Address	Propri Status Other below	Certificate of Correction
Incomplete Application Reply to Missing Parts under 37 CFR 1.52 or 1.53				Certificate NOV 2:5 2005 Of Correction
SIGNA	TURE OF APPLICANT, ATT	ORNEY, OR AG	ENT	THE CHOP
Firm Name Lattice Semiconductor 9	orporation			
Signature West Z	Lofen			
Printed name Mark L Becker				-
Date /1/18/05		Reg. No. 31325	,	
CERTIFICATE OF TRANSMISSION/MAILING I hereby certify that this correspondence is being facsimile transmitted to the USPTO or deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on				
Signature What Signature				
Typed or printed name Mark L Becker	ı		Date	(1/18/05)

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and1.14. This collection is estimated to 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/60 (04-05)
Approved for use through 11/30/2005. OMB 0651-0035
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO

I hereby revoke all previous powers of attorney given in the application identified in the attached statement under 37 CFR 3.73(b).						
I hereby						
✓ Prac	titioners associate	ed with the Customer Number:	29416			
OR						
Prac	titioner(s) named	below (if more than ten patent p	ractitioners are to b	e named, then a customer	r number must be used	d):
		Name	Registration Number	Name		Registration Number
			1			
		,				
				·		
as attorney	(s) or agent(s) to	represent the undersigned befor	e the United States	Patent and Trademark Of	ffice (USPTO) in conne	ection with
any and all attached to	patent application this form in accord	ns assigned <u>only</u> to the undersign dance with 37 CFR 3.73(b).	ned according to th	e USPTO assignment reco	ords or assignment do	cuments
		ndence address for the application	on identified in the	attached statement under	27 CER 2 73/b) to:	- 11 - 1 - 1
riease ciia	rige the correspon	idelice address for the applicant	on identified in the t	stached statement under	37 CFR 3.73(b) to.	
V T			29416			
OR	he address assoc	ciated with Customer Number:				
Firm	n or.					
	vidual Name					
Address						
City			State		Zip	
Country					<u> </u>	
Telephon	•			Email		
Tolophon	<u> </u>					
Assignee N	lame and Address	:				
, g		Lattice Semiconduc	ctor Corporation	on		
5555 NE Moore Court						
Hillsboro, OR 971247-6421						
A copy of this form, together with a statement under 37 CFR 3.73(b) (Form PTO/SB/96 or equivalent) is required to be filed in each application in which this form is used. The statement under 37 CFR 3.73(b) may be completed by one of						
the practitioners appointed in this form if the appointed practitioner is authorized to act on behalf of the assignee,						
and must identify the application in which this Power of Attorney is to be filed.						
SIGNATURE of Assignee of Record The individual whose signature and title is supplied below is authorized to act on behalf of the assignee						
Signature	11/4W	W Ballon		Dat	· lune 30	2,2005
Name	Martin R.	Baker	··· ···	Tele	emone 503-268-8	/
Title	 	ident & General Counse	el			

This collection of information is required by 37 CFR 1.31, 1.32 and 1.33. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 3 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/96 (09-04)

Approved for use through 07/31/2006, OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

STATEMENT UNDER 37 CFR 3.73(b)	
Applicant/Patent Owner: Edward A Ramsden	
Application No./Patent No.: 6,958,625 6 Filed/Issue Date: 10/25/2005	
Entitled: PROGRAMMABLE LOGIC DEVICE WITH HARDWIRED MICROSEQUENCER	
Lattice Semiconductor Corporation , a corporation (Name of Assignee) (Type of Assignee, e.g., corporation	n, partnership, university, government agency, etc.)
states that it is: 1. 1. 1. 1. 1. 1. 1. 1.	
2. an assignee of less than the entire right, title and interest. The extent (by percentage) of its ownership interest is%	
in the patent application/patent identified above by virtue of either:	
A An assignment from the inventor(s) of the patent application/patent identified a in the United States Patent and Trademark Office at Reel 015217 , Franchereof is attached.	above. The assignment was recorded ne 0919 , or for which a copy
OR B. A chain of title from the inventor(s), of the patent application/patent identified a below:	bove, to the current assignee as shown
1. From: To:	
From: To: The document was recorded in the United States Patent and Trademark Reel, or for which a copy to the c	c Office at hereof is attached.
2. From: To:	
From:	COffice at
Reel, Frame, or for which a copy	y thereof is attached.
3 From:	
From: To: To: The document was recorded in the United States Patent and Trademark	Office at
Reel, Frame, or for which a cop	by thereof is attached.
Additional documents in the chain of title are listed on a supplemental sheet	
Copies of assignments or other documents in the chain of title are attached. [NOTE: A separate copy (i.e., a true copy of the original assignment document(s) Division in accordance with 37 CFR Part 3, if the assignment is to be recorded MPEP 302.08]	
The undersigned (whose title is supplied below) is authorized to act on behalf of the a	nssignee.
Signature	Data
Mark L Becker	Date _503-268-8629
Printed or Typed Name	Telephone Number
Associate General Counsel, IP	
Title	

This collection of information is required by 37 CFR 3.73(b). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent No.:

6.958.625 BI

Issued:

October 25, 2004

First Named Inventor:

Edward A Ramsden

Title

PROGRAMMABLE LOGIC DEVICE WITH

HARDWIRED MICROSEQUENCER

REQUEST FOR EXPEDITED ISSUANCE OF CERTIFICATE OF CORRECTION PURSUANT TO 37 CFR 1.322

Certificate of Corrections Branch Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Review of the above-identified patent has revealed errors in the patent attributable solely to the Patent and Trademark Office. Applicant therefore requests that a Certificate Of Correction be issued to correct these errors.

The location of the errors in the patent and the corresponding correct language in the application file are set forth below:

Error in Patent	Correct Language in Application File
Col. 6, line 61 (claim 11)	Amendment filed 2/23/05, claim 11, lines 1-2

Documentation supporting this request and a form PTO/SB/44 showing the corrections are enclosed.

Although no fees are believed due, the Commissioner is hereby authorized to charge any fees associated with this communication to Deposit Account No. 501958.

Respectfully submitted,

Date: 11/18/05

Mark L Becker

Associate General Counsel, IP

Reg. No. 31,325 Customer No. 29416

Lattice Semiconductor Corporation

5555 NE Moore Court Hillsboro, OR 97124 Phone: 503-268-8629

Fax: 503-268-8077

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

(Also Form PTO-1050)

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

CERTIFICATE OF CORRECTION				
	Page <u>1</u> of <u>1</u>			
PATENT NO. : 6,958,625 B1	<u> </u>			
APPLICATION NO.: 10/617,980				
ISSUE DATE : October 25, 2005				
INVENTOR(S) : Edward A. Ramsden				
It is certified that an error appears or errors appear in the above-identified patent and is hereby corrected as shown below:	that said Letters Patent			
Col. 11, line 61: "executing co the" should read executing the				
·				

MAILING ADDRESS OF SENDER (Please do not use customer number below):

Lattice Semiconductor Corporation 5555 NE Moore Ct., Hillsboro, OR 97124

This collection of information is required by 37 CFR 1.322, 1.323, and 1.324. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 1.0 hour to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Attention Certificate of Corrections Branch, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

55

appropriate microinstruction which may arbitrarily be denoted to correspond to a state SQ. Microsequencer 40 may then sequence or jump through any number of states. These states may be arbitrarily denoted as states SQ through SZ. For these states, however, the executed microinstructions 5 from microsequencer 40 would all have this "power bad suppressor" input within field 320 set to true, thereby permitting normal operation of the power bad flag.

As described above, macrocells 30 may be configured to operate either sequentially or combinatorially. Should mac- 10 rocells 30 be configured for combinatorial operation, they provide no memory functionality. Thus, in such combinatorial operation, microsequencer 40 provides the sole means for storing the current state of the desired finite state machine. Should macrocells 30 be configured for sequential 15 operation, they may be used to store secondary state information as desired by a user.

Consider the advantages of the microsequencer architecture disclosed herein. The sequential actions for the desired finite state machine may be controlled by the sequential bit 20 patterns output through the microsequencer's auxiliary command 45. By processing auxiliary command 45 in conjunction with inputs 15, logic block 10 allows single-cycle conditional branches to be made on complex Boolean conditions (e.g. X AND (Y OR NOT Z), where X,Y, and Z are 25 included within inputs 15. This results in a language with the following statements:

OUTPUT VARIABLE1=TRUE:FALSE, VARIABLE2=TRUE;FALSE, .

IF

Foolean_expression
GOTO STEP XXX

The ability to branch on the outcome of a complex and arbitrary boolean expression is a capability provided by the microsequencer architecture disclosed herein. Such a capability is not normally provided by a traditional microsequencer, where branching decisions are based on the status 35 of one or more bits, and complex boolean conditions must be evaluated in multiple cycles. Rather than use multiple cycles, the complex expressions are evaluated in one clock cycle by logic block 10, and the resulting single boolean result is used to control the microsequencer's decision to 40 jump or not to jump.

The above-described embodiments of the present invention are merely meant to be illustrative and not limiting. Various changes and modifications may be made to the embodiment without departing from the principles of this 45 invention. For example, although microsequencer 40 has been described as performing the sequencing for a programmable-AND-array-based logic block, it will be appreciated that microsequencer 40 may receive its input conditions from other types of logic blocks such as lookup-table-based 50 logic blocks. Accordingly, the appended claims encompass all such changes and modifications as fall within the true spirit and scope of this invention.

What is claimed is:

- A programmable logic device comprising;
- a programmable logic block including a plurality of macrocells, the macrocells operable to provide logical outputs at the block's output terminals from logical inputs received at the block's input terminals; and
- a hardwired microsequencer coupled to the input and output terminals of the programmable logic block, the microsequencer operable to provide a sequence of logical inputs to the programmable logic block, at least provided by the macrocells of the programmable logic block.

- 2. The programmable logic device of claim 1, wherein the programmable logic block comprises a programmable AND array configured to provide a plurality of product terms based upon a set of logical inputs, and wherein the plurality of macrocells are operable to generate the logical outputs from the product terms.
- 3. The programmable logic device of claim 1, wherein the part of the set of logical inputs provided to the programmable logic block by the microsequencer are derived from microinstructions executed by the microsequencer.
- 4. The programmable logic device of claim 2, wherein the microinstructions include an input, a jump destination, and a select command.
- 5. The programmable logic device of claim 1, wherein the microsequencer includes:
 - a memory configured to store a set of microinstructions that include at least some of the logical inputs provided to the programmable logic block; and
- a program counter coupled to the memory and configured to provide addresses to the memory to select the microinstructions for execution, the program counter responsive to logical outputs received from the macrocells.
- 6. The programmable logic device of claim 5, wherein the program counter is responsive to a jump destination derived from a previously executed microinstruction.
- 7. The programmable logic device of claim 5, wherein the memory is non-volatile.
- 8. The programmable logic device of claim 5, wherein the microsequencer includes: a multiplexer having input terminals for receiving the logical outputs from the macrocells; an output terminal coupled to the program counter; and a select terminal coupled to an output terminal of the memory, the multiplexer responsive to a select command derived from a previously executed microinstruction.
- 9. A method of sequencing a finite state machine, com-
- generating input conditions for a finite state machine in a programmable logic block based upon a set of inputs;
- selecting an input condition from the generated input conditions based upon a previously-executed microinstruction selected from a hardwired read-only memory;
- selecting a microinstruction from a set of stored microinstructions in the read-only memory based upon the selected input condition and the previously-executed microinstruction; and
- executing the selected microinstruction to provide inputs for the set of inputs.
- 10. The method of claim 9, wherein the selecting a microinstruction act comprises:
- if the selected input condition is in a first binary state, selecting the microinstruction at a jump destination derived from the previously-executed microinstruction;
- if the selected input condition is complementary to the first binary state, selecting the microinstruction according to a predetermined microinstruction sequence.
- 11. The method of claim 10, wherein the executing co the microinstruction act includes determining the first binary
- 12. The method of claim 9, wherein the programmable part of the sequence determined by logical outputs 65 logic block comprise a programmable AND array, and the generating input conditions act comprises processing product terms through the programmable AND array.



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Edward A. Ramsden

Assignee: Lattice Semiconductor Corporation

Title: Programmable Logic Device With Hardwired

Microsequencer

Serial No.: 10/617,980 Filing July 10, 2003

Date:

Examiner: Daniel Chang Group Art 2819

Unit:

Docket No.: M-15145 US

Irvine, California February 23, 2005

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

RESPONSE TO OFFICE ACTION

Dear Sir:

In response to the Office Action dated November 29, 2004, Applicant submits the following amendments and remarks.

LAW OFFICES OF MACPHERSON KWOK CHEN & HEID LLP

2402 Michelson Drive SUITE 210 Irvine, CA 92612 (949) 752-7040 FAX (949) 752-7049 10. (original) The method of claim 9, wherein the selecting a microinstruction act comprises:

if the selected input condition is in a first binary state, selecting the microinstruction at a jump destination derived from the previously-executed microinstruction; and

if the selected input condition is complementary to the first binary state, selecting the microinstruction according to a predetermined microinstruction sequence.

- 11. (original) The method of claim 10, wherein the executing the microinstruction act includes determining the first binary state.
- 12. (original) The method of claim 9, wherein the programmable logic block comprise a programmable AND array, and the generating input conditions act comprises processing product terms through the programmable AND array.
- 13. (currently amended) A programmable logic device,
 comprising:
- a logic block <u>including a plurality of macrocells</u>, the <u>macrocells</u> operable to provide input conditions for a finite state machine based upon a set of inputs; and
- a hardwired microsequencer configured to determine a next state of the finite state machine by cyclically executing a

LAW OFFICES OF MACPHERSON KWOK CHEN & HEID LLP

2402 Michelson Drive SUITE 210 Irvine, CA 92612 (949) 752-7040 FAX (949) 752-7049